Motorola 68040
processor
(MC68040) A microprocessor from Motorola. It was the successor to the Motorola 68030 and was followed by the Motorola 68060.
The 68040 was the first 680×0 family member with an on-chip FPU. It also had split instruction and data caches of 4 kilobytes(?) each. It was fully pipelined, with six stages.
The 68040 was used in the Apple Macintosh Quadra series of personal computers.
The MC68LC040 is an MC68040 without a built-in FPU, and the MC68EC040 is an MC68040 without an MMU or FPU.
(2003-10-25)
Read Also:
- Motorola 68050
There was no 68050. The successor to the Motorola 68040 was the Motorola 68060. The even numbers (68000, 68020, 68060) were reserved for major revisions to the 680×0 core. The odd numbers (68010, 68030, 68050) were minor upgrades from the previous chip. For example, the Motorola 68010 was a Motorola 68000 with some minor enhancements […]
- Motorola 68060
processor A 32-bit microprocessor from Motorola, the successor to the Motorola 68040. The 68060 is the highest performance 680×0 family processor currently (April 1995) available. It has 2 to 3 times the performance of the 68040. The 68060 is probably the last development from Motorola in the high performacnce 680×0 series. They don’t want to […]
- Motorola 6809
(MC6809) An eight-bit microprocessor from Motorola, Inc. The 6809 was a major advance over both its predecessor, the Motorola 6800 and also over the 6502. The 6809 had two 8-bit accumulators, rather than one in the 6502, and could combine them into a single 16-bit register. It also featured two index registers and two stack […]
- Motorola 680x0
processor Shorthand for any member for the Motorola 68000 family of microprocessors from Motorola, Inc. The “x” stands for 0, 1, 2, 3, 4 or 6. (1993-05-01)
- Motorola 68hc11
processor A microcontroller family from Motorola descended from the Motorola 6800 microprocessor. The 68HC11 devices are more powerful and more expensive than the 68HC05 family. FAQ (ftp://src.doc.ic.ac.uk/usenet/usenet-by-group/comp.answers/microcontroller-faq/68hc11). There is an opcode simulator for the 68HC11, by Ted Dunning [email protected]. Interrupts, hardware I/O, and half carries are still outside the loop. Adding interrupts may require simulating […]